PSG COLLEGE OF TECHNOLOGY: COIMBATORE – 641 004
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG.
VLSI DESIGN CENTRE



Name of the Sponsor	Amount
Ministry of Electronics and Information Technology (MeitY)	1.69 Crores
PSG Management	20,00,000 Lakhs
TEQIP	2,67,350 Lakhs

Coordinator – Dr.P.Kalpana

Co-Coordinator – Dr.K.Rajalakshmi

Faculty Members	Project Associate	Lab Engineer
Dr.J.Ramesh	Mr.S.Udaya Shankar	Mr.P.Madhankumar
Dr.S.Hema Chitra		
Dr.M.Santhanalakshmi		
Dr.P.Saravanan		
Mrs.A.Uma		
Mr.K.R.Radha Krishnan		
Mrs.C.Satyashree Sowbarnica		
Mrs.N.Devipriya		

I. HARDWARE AND SOFTWARE DETAILS

SOFTWARE'S AVAILABLE

Synopsys EDA tools:

- Asia Pac Front End University Bundle - 5 licenses
- Asia Pac Back End University Bundle - 5 licenses
- Asia Pac 2D TCAD University Bundle - 5 licenses
- Asia Pac Full Custom University Bundle - 3 licenses

Cadence EDA Tools:

- Core System Development Suite (SDS) Bundle for digital and analog (Front-end and back end) - 20 Licenses
- CADENCE Analog & Digital PG 99Y10L (Tool for both front end and back end IC designs) -10 Licenses

Mentor EDA Tools

- Bundle/Tools set IC Nanometer Design Bundle - 1 Bundle (100 User Licenses) (Eldo, Questa, ADMS, Pyxis, Calibre, IE3D)
- Design Verification and test bundle (Vista, -1 Bundle (100 User Licenses) ReqTracer, Questa Simulation, Questa Codelink, Precision synthesis, Leonardo spectrum, Tessent, System vision
- Board/PCB Bundle -1 Bundle(100 User Licenses)

XILINIX EDA TOOLS & FPGA BOARDS

- Bundle/Tools set
  Vivada System Design set - 1 Bundle (25 User Licenses)
- SDSoC Development set - 1 Bundle (25 User Licenses)
- Bundle-1 of Boards and Accessories
  Basys3 Board + PMOD keypad+ - 10 Nos
  PMOD CLP
  Analog Discovery Kit) - 3 Nos
- Bundle-2 of Boards and Accessories
  Zybo board - 5 Nos
  Nexsys4-DDR Board - 5 Nos
- **Xilinx** System Edition – Vivado Design Suite 2012
- **ALTERA**
  FPGA Development Board – a ICB HSMC - 1No
  FPGA Development Board - a DE2 115 - 1No
  FPGA Development Board a Video and - 1 No
  Embedded Kit
- **Xilinx** FPGA Development Board - 2 Nos

HARDWARE

Number of PC's supported from Management - 3 Servers + 25 Systems
Number of PC's supported from MeitY (SMDP C2SD) - 5 HP Systems

II. COLLOBORATION WITH INSTITUTIONS

The centre has collaboration with

- Indian Institute of Science Bangalore,
- Semiconductor research work Laboratory Department of Space, Government of India and Digital India Corporation (Formerly Media Lab Asia), Govt of India.

III. ABOUT SPECIAL MANPOWER DEVELOPMENT PROGRAMME – CHIPS TO SYSTEM DESIGN

Ministry of Communications & IT, Government of India has promoted the –Special Manpower Development Programme for VLSI Design and Related software‖ with an objective of developing the VLSI activities through the establishment of VLSI Centers and giving training to under graduate, post graduate (MS / M Tech) and Doctoral (PhD) levels in VLSI related fields. SMDP-I was initiated in the year 2000, involving nineteen institutions categorized into 7 resource centers (RC‘s) and 12 Participating Institutes (PI‘s).After completion of this Project, the second phase of the Program (SMDP-II) was started in 2005.The ministry provided support to set up VLSI Design Centre with Systems, Hard wares and advanced CAD software tools in all the 32 institutions

Ministry of Electronics and Information Technology, Govt of India has initiated Special Manpower Development Programme for Chips to system Design in 2015. PSG College of Technology is one among the 60 institutions in India, sanctioned with the total project outlay of 1.69 cores through C2SD project .The Project has following broad Objectives

a) Bring in a culture of system on Chip/System designing by developing working prototypes with societal applications using mostly in-house designed ASICs/ICs

b) Capacity building in the area of VLSI/Microelectronics and Chip to System development i.e. to train Special manpower in the area of VLSI Design and chips to Systems at BE/B.Tech,ME/M.Tech and PhD level

c) Broaden the base of ASIC/IC designing in the country

d) Broaden the R&D base of Microelectronics /Chip to system through —Network PhD‖ program

e) Promote —Knowledge Exchange Program‖

f) Promote protection of —Intellectual Property‖ generated under the program

- ECE Department has also received grant of support under **Visvesvaraya PHD scheme** for Electronics & IT Digital India Corporation (Formerly Media Lab Asia), Govt of India through SMDP – C2SD Project.

IV SPONSORED RESEARCH PROJECTS

1. Development of Application Specific Integrated Circuits(ASIC) for Light Combat Aircraft

The main objective of this project is to develop an Application Specific Integrated Circuit (ASIC) to be used in Light Combat Aircraft for sensors interfacing. Atmospheric variations like temperature and pressure are observed by sensors and the sensors are interfaced to controller for processing the data.

This Cluster project is being implemented by IISc, Bangalore with PSG College of Technology, Coimbatore, NIT - Warangal, IIT - Hyderabad, NITK - Surathkal and NIT-Rourkela.

At PSG College of Technology Processor module, boot loader and test environment are being developed.

2. Biometric Identification System

Biometric ID cards apply to a number of different solutions, especially for those companies and individuals that might require greater security. Those companies that work in highly competitive fields might want biometric ID Cards as added security against illegal duplication and theft. Even biometric cards for children are starting to be implemented and are an excellent way to identify them quickly and easily, especially if they are young enough to forget important information like their home address and number.

The project aims to improve the security of these cards by improving the side channel resistance of the same. The side channel attacks in particular power analysis attacks take advantage of the inherent leakage of the cryptographic implementation of the device. Hence the proposed architecture includes a suitable countermeasure that resists such kind of attacks, thereby making the biometric ID cards more secure.

SPECIAL MANPOWER DEVELOPMENT PROGRAMME FOR - CHIPS TO SYSTEM DESIGN

1) Chip Developed using 0.18micrometer SemiConductor Laboratory (SCL) Technology – 2021

Power Analysis Attack Tolerant Configurable AES Crypto-processor



2) Chip Developed using 0.18micrometer SemiConductor Laboratory (SCL) Technology – 2019

Serial Peripheral Interface Controller



CHIP FABRICATED FROM SMDP – PHASE II



In the year 2008, under India chip programme an integrated circuit is fabricated jointly with Indian Institute of science, Bangalore.

V. LAB UTILIZATION AND OUTCOMES

- ME VLSI Design Accredited by NBA for Five years (2016 – 2022)
- VLSI EDA Tools Xilinx, Synopsys, Cadence and Mentor Graphics are used by the ME VLSI Design students for their laboratory and project works.
- Apart from ME VLSI Design , other Master branches like Wireless communication, Communication Systems and Applied Electronics are using the tools for their laboratory and Project works.
- Under graduate Course in ECE uses the Mentor Graphics tools and Xilinx tools for their laboratory works.
- Under graduate and post graduate students uses FPGA Kits for their laboratory and project Works.
- Doctoral Research scholars are utilising the hardware and software tools for their research work.
- Many Core placement Companies like Intel, QUALCOMM, IBM. HCL, Xilinx, AMD, Western Digital, etc offer internships and placements to students based on the skills and knowledge acquired by students using EDAtools.
- One Year Certification course on VLSI design is proposed. The hardware and software facilities from the design centre will be utilized to conduct the program.
- Number of PhDs completed in the VLSI Design Centre is 28.
- PSG – INTEL Centre of Excellence in VLSI System Design is to be established with Advanced hardware and software from Intel with the contribution of Rs.2 Crores from Intel and 25 Lakhs from PSG College of Technology.

VI. EVENTS ORGANISED

1. International Symposium Organized

No	Name of The Coordinators	Name of the Conference	Date	Number of Participants	Amount Earned (Rs.)
1.	Dr.S.Subha Rani Dr.P.Kalpana Dr.S.Hema Chitra Dr.M.Santhanalakshmi Dr.K.Rajalakshmi Dr.P.Saravanan Mrs.A.Uma Mr.K.R.Radha Krishnan Dr.U.Saravana Kumar Mr.K.Rajasekar	18th International Symposium on VLSI Design and Test (VDAT – 2014)	16 – 18 July 2014	135	12,00,000

2. Conferences Organized

No	Name of The Coordinators	Name of the Conference	Date	Number of Participants	Amount Earned (Rs.)
1	Dr.V.Krishnaveni Dr.V.K.Manoharan Dr.G.Srivatsun Dr.P.Saravanan Dr.R.Venkateswari Dr.C.Ramya Dr.S.Mohandass Mrs.A.Uma Mrs.K.Chandradevi	One Day Virtual Conference on Micro NANO Electronics & Communication Systems(MECS'2021) (Online)	08.05.2021	53	
2	Dr.S.Subha Rani Dr.P.Kalpana Dr.M.Santhanalakshmi Dr.P.Saravanan	Two day National Conference on Micro Nano Electronics & Communication Systems	12th – 13th ,April 2019	100	30000
3	Dr.S.Subha Rani Dr.P.Kalpana Mrs.A.Uma Dr.P.Saravanan	NationalConference on VLSI Design Communication and Nanotechnologies	23rd –24th March 2018	50	25,000
4	Dr.S.Subha Rani Dr.P.Kalpana Dr.M.Santhanalakshmi Mrs.A.Uma	NationalConference on Advance in Micro and Nano Electronics (NCAMNE-2017)	27th - 28th Apr 2017	50	24,250
5	Dr.S.Subha Rani Dr.P.Kalpana Mrs.A.Uma Dr.M.Santhanalakshmi	NationalConference on Advance in Micro and Nano Electronics (NCAMNE-2016)	23rd April 2016	50	31,383
6	Dr.S.Subha Rani Dr.P.Kalpana Dr.M.Santhanalakshmi Mrs.A.Uma	National Conference on Electronic Chip to System Design and Next Generation Communication Technologies	29th & 30th April 2015	60	25000
7	Dr.S.Subha Rani Dr.P.Kalpana	AICTE Sponsored National Conference on Research Challenges in Wireless Communication Systems and VLSI Design	14th & 15th March 2014	60	2,00,000
8	Dr.P.T.Vantahi Dr.J.Ramesh Dr.G.Umamaheswari Dr.L.Thulasimani Mr.S.Mohandass Mr.K.Rajasekar	TEQIP –II Sponsored National Conference on Communication Systems and VLSI Design	30th January 2014	60	75,000
9	Dr.S.Subha Rani Dr.P.Kalpana	NationalConference onVLSI,Communication ,Wireless Technologies	6th – 7th ,May 2013	50	21,000

3. Workshops Organized

No	Name of The Coordinators	Programme Title	Date	Number of Participants
1	Dr.V.Krishnaveni Dr.K.Rajalakshmi Mrs.N.Devipriya	Two Days Online Workshop onModeling of SoC using Xilinx Vivado tools (Online)	18.12.2020 19.12.2020	40
2	Dr.V.Krishnaveni Dr.V.K.Manoharan Dr.G.Srivatsun Dr.P.Saravanan Dr.R.Venkateswari Dr.C.Ramya Mrs.A.Uma Mrs.K.Chandradevi Dr.S.Mohandass	One day Online workshop on Micro Nano Electronics & Communication Systems (MECS' 20) (Online)	26.06.2020	50
3	Dr.S.SubhaRani Dr.P.Kalpana Dr.M.Santhanalakshmi	Hands on Worksho on FPGA Based Embedded System Design	11.10.2019 12.102019	30
4	Dr.S.Subha Rani Dr.M.Santhanalakshmi Mrs.A.Uma	TEQIP III Sponsored Sponsored Three Days Workshop on Linux and Python Scripting	26.07.2019 28.07.2019	40
5	Dr.P.Saravanan	One Credit course on Embedded Processing with FPGAs	06.10.2018 – 07.10.2018	45
6	Dr.S.Subha Rani Dr.P.Kalpana Dr.S.Allin Christe Dr.M.Santhanalakshmi Dr.K.Rajalakshmi	Signal and Image Processing on Zynq- 7000 Soc Using Xilinx Vivado Tools	27.09.2018 – 28.09.2018	25
7	Dr.S.Subha Rani Dr.P.Kalpana Dr.M.Santhanalakshmi Mrs.A.Uma	TEQIP III Sponsored Sponsored Three Days Workshop on Scripting Using Python	12.07.2018 – 14.07.2018	60
8	Dr.P.Saravanan Mrs.M.Swathipriya	TEQIP III Sponsored Two Day workshop on Universal Verification Methodology (UVM)	19.05.2018 – 20.05.2018	20
9	Dr.S.Subha Rani Dr.P.Saravanan Mr.M.Alagappan	Expert Lecture on Analog CMOS Integrated Circuit Design (Architecture to Silicon)	10.03.2018	60
10	Dr.P.Saravanan Mrs.M.SwathiPriya	TEQIP III Sponsored One Credit course on System Level Verification Techniques and Methodologies	03.03.2018 – 04.03.2018	50
11	Dr.S.Subha Rani Dr.P.Kalpana Dr.K.Rajalakshmi Dr.M.Santhanalakshmi	System Design Using Vivado Design Suite and Zynq-7000-SoC	27.10.17 - 28.10.17	25

12	Dr.S.Subha Rani Dr.P.Kalpana Mrs.A.Uma Ms.C.Satyashreesowbarnica	Two Day Workshop on Scripting Using Python	07.07.17 - 08.07.17	60
13	Dr.S.Subha Rani Dr.P.Kalpana Dr.P.Saravanan Mrs.M.Swathi Priya	Two Day Workshop on Command Line Interface and scripting using Python	02.07.16 - 03.07.16	45

4. Faculty Development Program Organized

No	Name of The Coordinators	Programme Title	Date	Number of Participants	Amount Earned (Rs.)
1	Dr.V.Krishnaveni Dr.P.Saravanan Dr.S.Hema Chitra	MeitY Electronics & ICT Academy sponsored Five Day Faculty Development Programme on "VLSI Chip Design Hands on using Open Source EDA"	16.12.2019 20.12.2019	24	70,000
2	Dr.S.Subha Rani Dr.S.Hema Chitra	AICTE Sponsored One Week Short Term Training Programme on Computer Aided Design For VLSI	11.11.2019 16.11.2016	40	1,85,000
3	Dr.S.Subha Rani Dr.P.Saravanan Mr.M.Alagappan Mr.K.R.Radha Krishnan	MeitY Electronics & ICT Academy IIT Guwahati Sponsored One Week Faculty Development Programme on "VLSI Design at Deep Submicron Node"in association with Semiconductor Laboratory, Chandigarh.	04.02.2019 – 08.02.2019	35	1,40,000

4	Dr.S.Subha Rani Dr.P.Kalpana Dr.P.Saravanan Mr.M.Alagappan	TEQ IP -II Sponsored seven day Faculty Development Programme on Multi scale Modeling and simulation of Nan electronic Devices – A Research Perspective	25.07.2016 31.07.2016	25	75,000
5	Dr.S.Subha Rani Dr.P.Kalpana Dr.P.Saravanan	AICTE sponsored Faculty development Programme on Verification and Testing of VLSI Circuits	06.11.2013 19.11.2013	40	4,00,000
6	Dr.S.Subha Rani Dr.P.Kalpana Mrs.M.Santhanalakshmi Mrs.K.Rajalakshmi Mrs.A.Uma Dr.P.Saravanan Mr.K.Rajasekar	TEQIP II Sponsored Faculty Development Programme on VLSI architectures for signal processing	18.11.2013 – 23.11.2013	29	75,000

5. Training Programes Organized

No	Name of the Coordinator(s)	Title of Course	Organized by	Date	Number of Participants	Amount Earned (Rs.)
1	Dr.V.Krishnaveni Dr.P.Saravanan Dr.S.Hema Chitra	MeitY - Electronics & ICT Academy Sponsored Joint Online Summer Course on "Quantum Computing (Online)	ECE Dept,PSG CT	24.08.2020 – 28.08.2020	75	-
2	Dr.S.Subha Rani Dr.P.Saravanan Dr.S.Hema Chitra	AICTE Sponsored One week Short term Training Program on From Idea to Implementation : Exploring the Potentials of FPGA in Smart Enivornment	ECE Dept,PSG CT	17.06.19 – 22.06.19	42	1,50,000

3	Dr.S.Subha Rani Dr.S.Hema Chitra	AICTE Sponsored One Week Short Term Training Program on Computer Aided Design for VLSI	ECE Dept,PSG CT	11.11.2019 16.11.2019	69	1,50,000
4	Dr.S.Subha Rani Dr.P.Kalpana Mrs.M.Swathi priya Mr.S.Udaya Shankar	Five Days Training Programme on Mixed Signal SoC : Design to Sign-Off	ECE Dept, PSG CT	19.06.2017 To 23.06.2017	15	69,000
5	Dr.S.Subha Rani Dr.P.Kalpana Mrs.M.Swathi priya	SMDP - C2SD MeitY Sponsored Cadence tool training	ECE Dept, PSG CT	23.01.2017 to 25.01.2017	17	2,75,000
6	Dr.S.Subha Rani Dr.P.Kalpana Dr.K.Rajalakshmi	SMDP -C2SD MeitY Sponsored Mentor Graphics tool training	ECE Dept, PSG CT	16.01.2017 to 19.01.2017	12	1,50,000

6. ISTE STTP Conducted

No	**Name of the Coordinator(s)**	**Title of Course**	**Organized**	**Date**	**Participants**	**Amount Earned (Rs.)**
1	Dr.K.Rajalakshmi Mrs.A.Uma	Two-Week ISTE STTP On Cmos, Mixed Signal And Radio Frequency Vlsi Design	IIT Karagpur ,and ECE Dept,PSG CT	30.01.2017 to 04.02.2017	35	1,47,000
2.	Dr.M.Santhanalakshmi	Two-Week ISTE STTP On Analog electronics	IIT Karagpur and IIT Bombay, ECE Dept,PSG CT	04.06.13 to 14.06.13	31	1,10,000

7.Seminar Conducted

No	Name of the Coordinator(s)	Title of Course	Organized	Date	Participants
1	Dr.K.Rajalakshmi	Webinar on "Evolution of CMOS Technology, Challenges and Promising Future Technologies	ECE Dept,PSG CT	10th April 2021	25
2	Dr.V.Krishnaveni Mrs.A.Uma Mrs.K.Chandradevi	A Four Day Technical Webinar Series in the area of VLSI and Nanotechnology COGNIZANCE – 2020 (Online)	ECE Dept,PSG CT	27,28,29,31, August 2020	60
3	Dr.V.Krishnaveni Dr.V.K.Manoharan Dr.P.Saravanan	Four Day Webinar Series ADVAIT-2020 on Life-skill development and Technical research in the area of Micro and Nanoelectronics (Online)	ECE Dept,PSG CT	21,24,25,26 August 2020	100
4	Dr.P.Saravanan	Indian Council of Medical Research (ICMR) Sponsored National level seminar on Research Perspectives in FPGA-Based Medical Electronic Devices for Healthcare Applications	Indian Council of Medical Research (ICMR)& ECE Dept, PSG CT	23 – 24 March 2018	60
5	Dr.P.Kalpana Mr.K.R.Radhakrishnan	Awareness Program on IEEE blender learning program in VLSI	ECE Dept, PSG CT	22nd ,August 2015	70
6	Dr.P.Kalpana Mr.K.R.Radhakrishnan	Technical seminar on Signal Integrity EMI/EMC & Reliability	ECE Dept, PSG CT	06,August 2015	30
7	Dr.S.Subha Rani Dr.P.Kalpana	Didactic Seminar on OrCAD PSPICE & OrCAD PCB	Entuple Technologies & ECE Dept PSG CT	24th ,August 2015	100

8.Consultancy Works

Three Faculty Members from Sri Krishna College of Arts and Science, Coimbatore has used the **Synopsys TCAD, Cadence Tools** from the VLSI Design Centre for their research.

S.No	Name	College Name
1.	Sudheesh.S Rajesh.A.P. Sithara.A	Sri Krishna College of Arts and Science, Coimbatore

9.Seminars/Workshops Organized

Sl. No	Name of the Coordinators	Title of the Seminar	Organized	Date	Number of Participants
1	Dr.K.Rajalakshmi	Webinar on "Evolution of CMOS Technology, Challenges and Promising Future Technologies	ECE Dept,PSG CT	10th April 2021	25
2	Dr.V.Krishnaveni Dr.K.Rajalakshmi Mrs.N.Devipriya	Two Days Online Workshop onModeling of SoC using Xilinx Vivado tools (Online)	PSG Centre for Non – Formal & Continuing Education & ECE dept PSG CT	18.12.2020 - 19.12.2020	40
3	Dr.V.Krishnaveni Mrs.A.Uma Mrs.K.Chandradevi	A Four Day Technical Webinar Series in the area of VLSI and Nanotechnology COGNIZANCE – 2020 (Online)	ECE Dept,PSG CT	27,28,29,31, August 2020	60
4	Dr.V.Krishnaveni Dr.V.K.Manoharan Dr.P.Saravanan	Four Day Webinar Series ADVAIT-2020 on Life-skill development and Technical research in the area of Micro and Nanoelectronics (Online)	ECE Dept,PSG CT	21,24,25,26 August 2020	100
5	Dr.V.Krishnaveni Dr.V.K.Manoharan Dr.G.Srivatsun Dr.P.Saravanan Dr.R.Venkateswari Dr.C.Ramya Mrs.A.Uma	One day Online workshop on Micro Nano Electronics & Communication Systems (MECS' 20) (Online)	ECE Dept,PSG CT	26th June 2020	50

	Mrs.K.Chandradevi Dr.S.Mohandass				
6	Dr.S.Subha Rani Dr.P.Kalpana Dr.M.Santhanalakshmi	Hands on Workshop on FPGA Based Embedded System Design	ECE Dept, PSG CT	11.10.2019 12.102019	30
7	Dr.S.Subha Rani Dr.M.Santhanalakshmi Mrs.A.Uma	TEQIP – III Sponsored Three Days workshop on Scripting Using Python	TEQIP – III ECE Dept, PSG CT	26.07.2019 – 28.07.2019	40
8	Dr.S.Subha Rani Dr.P.Saravanan Mr.M.Alagappan	TEQIP – III Sponsored one day Expert Lecture on –Architecture to Silicon‖ {CMOS Implementation flow)	TEQIP – III ECE Dept, PSG CT	10.03.2018	53
9	Dr.P.Kalpana Mr.K.R.Radha Krishnan	Awareness Program on IEEE blended learning program in VLSI	ECE Dept, PSG CT	22-08-2015	70
10	Dr.P.Kalpana Mr.K.R.Radha Krishnan	Technical seminar on Signal Integrity EMI/EMC&Reliability	ECE Dept, PSG CT	6-08-2015	30
11	Dr.S.Subha Rani Dr.P.Kalpana	Didactic Seminar on OrCAD PSPICE & OrCAD PCB	Entuple Technologies	24-06-2015	100
12	Dr.S.Subha Rani Dr.P.Kalpana Mr.K.R.Radha Krishnan	CoreEl - Digilent Workshop 2015	ECE Dept, PSG CT	21.09.2015	20
13	Dr.S.Subha Rani Dr.P.Kalpana Dr.M.Santhanalkshmi Dr.K.Rajalakshmi	Two days workshop - on "Analog IC Design Flow"	ECE Dept, PSG CT	11.08.15 & 12.08.15	20
14	Dr.S.Subha Rani Dr.P.Kalpana Dr.U.Saravanakumar, Mr.K.R.Radha Krishnan	Two Day Workshop on Reconfigurable Architectures for Biomedical Signal and Image Processing	ECE Dept, PSG CT	21.02.15-22.02.15	36
15	Dr.S.Subha Rani Dr.P.Kalpana Mr.P.Sarvann	One day workshop on Universal Verification Methodology (UVM)	ECE Dept, PSG CT	12.10.14	24

16	Dr.S.Hemachitra Mr.K.R.Radhakrishnan	TEQIP II Sponsored One credit course on Scripting Languages	Analog Devices, Bangalore ECE Dept, PSG CT	26.07.14 & 27.07.14	74
17	Dr.P.T.Vanathi Dr.J.Ramesh	Two days workshop on Digital Design with Verilog	ECE Dept, PSG CT	01.04.14 02.04.14	82
18	Dr.P.Kalpana Mr.K.R.Radhakrishnan	Three days training programme on Mentor Graphics EDA tools for ASIC design flow	ECE Dept, PSG CT	22.08.13 24.08.13	36
19	Dr.P.Kalpana	Two days workshop on Cadence Design Tools	ECE Dept, PSG CT	28.01.13 29.01.13	25
20	Dr.S.Subha Rani Dr.P.Kalpana Mr.U.Saravanakumar Mr.K.Rajasekar	FPGA based system design	ECE Dept, PSG CT	20.04.13 21.04.13	35
21	Dr.S.Hemachitra Mr.K.R.Radhakrishnan	Scripting Languages (One credit course)	Analog Devices, Bangalore	09.02.13 10.02.13	23

VII

1. PhD REGISTERED (ON GOING)

S. No	Scholar Name	Supervisor Name	Year of Registration
1	A.Uma	Dr.P.Kalpana	2014
2	K.R.Radha Krishnana	Dr.S.Subha Rani	2014
3	V.Tamizhsevi	Dr.K.Gunavathi	2014
4	S.Tamizharasu	Dr. P.Kalpana	2014
5	V. Umamaheswari	Dr.J.Ramesh	2015
6	P. Vivek Karthick	Dr.J.Ramesh	2016
7	A.Deepa	Dr.M.Santhanalakshmi	2016
8	S.Hemalatha	Dr.K.Rajalakshmi	2016
9	S. Shanthi Rekha	Dr.P.Saravanan	2016
10	S.Udaya Shankar	Dr.P.Kalpana	2017
11	Navaneethakrishnan	Dr.M. Santhanalakshmi	2017
12	Sridevi	Dr.M. Santhanalakshmi	2018
13	M.Priyadharshini	Dr.P.Saravanan	2019
14	Sudheer Chirivella	Dr.M.Santhanalakshmi	2019
15	Lavanya Takur	Dr.K.Rajalakshmi	2019
16	Parathasarathy	Dr.P.Saravanan	2021

2.PhD Completed

S. No	Scholar Name	Supervisor Name	Date of Completion
1	Elangovan M	Dr.K.Gunavathi	28/04/2021
2	Mythili R	Dr.P.Kalpana	08/04/2021
3	Arunkumar Madhuvappan C	Dr.J.Ramesh	09/09/2019
4	K.Thiruvenkadam	Dr.J.Ramesh	28/03/2018
5	V.Govindaraj	Dr.J.Ramesh	20/06/2018
6	Aby Thomas	Dr.P.T.Vanathi	25/01/2016
7	P.Saravanan	Dr.P.Kalpana	21/08/2015
8	M.Santhanalakshmi	Dr.P.T.Vanathi	07/02/2014
9	J.P.Anitha	Dr.P.T.Vanathi	18/12/2013
10	K.Rajalakshmi	Dr.A.Kandaswamy	27/11/2013

VIII . Placement

Sl.No	Roll Number	Name	Name of the Company
1	19MV02	Dhanasekaran R	Qualcomm
2	19MV05	Srinivas kumar Motupalli G N V	Synopsys India Pvt Ltd
3	19MV06	A.Nivethitha	CTS
4	19MV08	S Rahul	Intel
5	19MV10	Ravikumar Patel	Synopsys India Pvt Ltd
6	19MV31	K.Pavithra	Ignitarium Technology Solutions
7	19MV32	Prithiv L	Qualcomm
8	19MV33	K.Ranjith kumar	Synopsys India Pvt Ltd
9	19MV34	G. Saravanaraj	Western Digital
10	19MV35	P.L. Srividhyaa Alamelu	Qualcomm
11	18MV02	B. Dilliganesh	Qualcomm
12	18MV03	J. Josly Priyatharsni	Robert Bosch
13	18MV04	P. Kousalya	Qualcomm
14	18MV05	S.B. Manooj Kumar	Infosys
15	18MV07	G. Padmasri	Intel
16	18MV08	J.S. Rakesh	Intel
17	18MV09	Samiksha Shrivastava	Xilinx
18	18MV11	B.Srinath	Ignitarium Technologies Pvt Ltd
19	18MV12	T. Yuvasri	Robert Bosch
20	18MV31	C.Abinaya	Ignitarium Technologies Pvt Ltd
21	18MV32	V. Gowtham	Qualcomm
22	18MV33	Kuchi Dinakar	Intel
23	18MV34	Shanmugapriyan B	Qualcomm
24	18MV35	B. Syndia Priyadarshini	Robert Bosch

25	17MV01	J. Anbarasan	JGD Tech Pvt. Ltd
26	17MV03	BoyinaSai Lakshmi Chaitanya	Western Digital
27	17MV04	Chowthri	JGD Tech Pvt. Ltd
28	17MV07	Pavithra	Western Digital
29	17MV08	Praveenraj	Western Digital
30	17MV10	Shivasubramaniyarajan	Western Digital
31	17MV11	D.Vidhya	KalycitoInfotech Pvt. Ltd
32	16MV01	Aadhithya N	HCL
33	16MV02	Ashna A	Intel Technologies India Pvt Ltd, Bangalore
34	16MV03	Burjula Sharath Kumar	QUALCOMM
35	16MV04	Deepa R	Intel Technologies India Pvt Ltd, Bangalore
36	16MV05	Keerthana D	Western Digital
37	16MV06	Mahalakshmi A	Western Digital
38	16MV07	Priyaadharshini N	Qualcomm
39	16MV09	Sivashankari T	Intel Technologies India Pvt Ltd, Bangalore
40	16MV10	Akshay Sreeraj	Intel Technology India pvt.Ltd.
41	15MV02	C.Deepak	Intel Technology India pvt.Ltd.
42	15MV03	S.Ezhil	SanDisk
43	15MV04	Arunachalam ReddyMadireddy	Qualcomm India pvt.Ltd
44	15MV05	Mahendra Kumar G	Cognizant Technolgy SolutionsIndia pvt.Ltd
45	15MV06	Mohanraj.B	HCL
46	15MV07	Nivethitha P	Collabera
47	15MV08	Ram Prasad Kamaraj	Yantra Vision Software pvt.Ltd
48	15MV31	Praveen Kumar Jaykar	Qualcomm India pvt.Ltd
49	15MV34	Suba Chandran Nabiraj	Intel Technology India pvt.Ltd.
50	15MV35	Sugitha Elangovan	Soilton Technologies Pvt.ltd
51	15MV37	Yogajanani	TCS
52	14MV02	Damala Janaki	Samsung R & d Institute
53	14MV03	R.Dinesh	Qualcomm India Pvt Ltd
54	14MV04	D.Lalitha Kathambari	Tata Elxsi
55	14MV05	Maramreddy SivaReddy	Samsung R & d Institute
56	14MV06	K.Priyanka	Cognizant Technology SolutionsIndia Pvt Ltd
57	14MV08	Srinivasan Manojkumar	Intel Technology India Pvt Ltd
58	14MV09	G.Varun	AMD India Private Ltd
59	14MV10	R.Yogeshwaran	IBM India Pvt Ltd
60	14MV35	N.Prasath	Wipro Technologies
61	13MV03	Loga Subramani	Qualcomm India Pvt. Ltd
62	13MV04	Purushotham Reddy	Qualcomm India Pvt. Ltd
63	13MV06	Naveenkumar	Synopsys
64	13MV07	Nivedita	Cognizant Technology Solutions
65	13MV08	Sathya	IBM

66	13MV09	Venkata Vishnu	Broadcom
67	13MV10	Yasoda	Qualcomm
68	13MV31	Anjali	Wipro Technologies
69	13MV32	Aravinda Gouthum	Xilinx
70	13MV33	Deepa	PSG iTech
71	13MV34	Devi Priyal	IBM
72	13MV35	Nithya	AMD.
73	13MV37	Vandana	Cognizant Technology Solutions
74	13MV38	Varun	Kalycito
75	13MV36	Vaishaly.K	Blue Bell Engineering Solutions

IX PUBLICATIONS

International Journals

Uma, A , Kalpana, P, “ECG Noise Removal Using Modified Distributed Arithmetic Based Finite Impulse Response Filter” , Journal of Medical Imaging and Health Informatics, Volume 11, Number 5, May 2021, pp. 1444-1452(9),2021, **DOI: 10.1166/jmihi.2021.3770**

Uma, A., Kalpana, P, "Area efficient folded undecimator based ECG detector", Scientific Reports, Vol 11, 2021,**DOI: 10.1038/s41598-021-82231-2**

ShanthiRekha, S., Saravanan, P,”Power Analysis Attack Resilient Block Cipher Implementation Based on 1-of-4 Data Encoding”,ETRIJournal,Wiley 2021,**DOI: 10.4218/etrij.2020-0175**

S UdayaShankar,PKalpana, "Recycled Integrated Circuit detection using Reliability Analysis and Machine Learning algorithms", IET Computers & Digital Techniques, Vol 15, Issue 1, pp. 20–35, 2021,**DOI:10.1049/cdt2.12005**

M.Elangovan, K.Gunavathi,”Effect of CNTFET Parameters on Novel High Stable and Low Power:8T CNTFET SRAM Cell”, Transactions on Electrical and Electronic Materials, Korean Institute of Electrical and Electronic Material Engineers,2021,**DOI: 10.1007/s42341-021-00346-9**

Mythili.R,Kalpana P," Comparative Analysis of Parameter Extractor for Low-Power Precomputation Based Content Addressable Memory", Wireless Personal Communications, 2020,**DOI:10.1007/s11277-019-06916-8**

Mythili.R,Kalpana P " High Speed Network Intrusion Detection System (NIDS) using Low Power Precomputation Based Content Addressable Memory", Computers, Materials and Continua,Vol no61,pp1097-1107,2020,**DOI:10.32604/cmc.2020.08396**

M.Elangovan, K.Gunavathi, ,”High Stable and Low Power 8T CNTFET SRAM Cell”, Journal of Circuits, Systems, and Computers,Vol. 29, No. 5, 2020,**DOI:10.1142/S0218126620500802**

M.Elangovan, K.Gunavathi,”High Stable and Low Power 10T CNTFET SRAM Cell”, Journal of Circuits, Systems and Computers,Vol No29,No 10,2019,**DOI: 10.1142/S0218126620501583**

Thiruvenkadam, K.,Ramesh, J., Pillai, A.S., "Area-Efficient Dual-Mode Fused Floating-Point Three-Term Adder", Circuits, Systems, and Signal Processing, 38(1), pp. 173-190,2019,**DOI: 10.1007/s00034-018-0848-y**

HemaChitra .S,SarveshK,MadhuPreeetha B R," Comparison of Different Configurations of MicroBlaze Soft IP Core", International Journal of Applied Engineering Research,Volume 14,Number 8,,ISSN 0973-9769,2019.

ShanthiRekha,.S,Saravanan.P,"Survey on power analysis attacks and its impact on intelligent sensor networks", IET Wireless Sensor Systems,Vol.8,Issue.6,pp.295-304,2018,**DOI:10.1049/iet-wss.2018.5157**

ShanthiRekha, S., Saravanan, P." Low-Cost AES-128 Implementation for Edge Devices in IoT Applications", Journal of Circuits, Systems and Computers, 2018,**DOI: 10.1142/S0218126619500622**.

P.Saravanan, P.Kalpana "Novel Reversible Design of Advanced Encryption Standard Cryptographic Algorithm for Wireless Sensor Networks", Wireless Personal Communications,Volume 100, Issue 4, pp 1427-1458, 2018,**DOI:10.1007/s11277-018-5647-z**

Umapathi K, MeenakshiSundaram N, Kalpana P ,"The impact of the modified Poisson-Boltzmann model on protein bound to a lipid coated silicon nanowire field effect transistor biosensor in an electrolyte environment" International Journal of Physics and Chemistry of Liquids, Pages 1-11, 2018,**DOI:10.1080/00319104.2018.1464162**

Umapathi K, MeenakshiSundaram N &Kalpana P," Investigation of the effect of finite-sized ions on the nanowire field-effect transistor in electrolyte concentration using a modified Poisson-Boltzmann model", Physics and Chemistry of Liquids,Volume 56, Issue 2, 4 Pages 231-240, March 2018.**DOI:10.1080/00319104.2017.1324573**

M.Santhanalakshmi, A.Ashna "An Improved Folded Cascode Amplifier With Low Power Current Mirror Circuits "International Journal of Pure and Applied Mathematics" Volume 118 No. 10,pp.45-50,2018,**DOI: 10.12732/ijpam.v118i10.6**

Mahalakshmi A, 'Design of Testable Reversible Toggle Flip Flop', International Journal of Electronics, Electrical and Computational System, 2017.

Sivashankari T and Priyadharshini N, 'Comparison of Low Power Scan Chain Architectures', International Journal of Electrical and Electronics Engineers, Vol. 9 Issue 1, 2017.

P.Saravanan, P.Kalpana," A novel approach to attack smartcards using machine learning method", Journal of Scientific and Industrial Research,Volume 76, Issue 2, Pages 95-99, 2017.

S. HemaChitra, R. Yogeshwaran, " VLSI Implementation of RSA Cryptography using Fractional Chebyshev Polynomials", Asian Journal of Research in Social Sciences and Humanities Vol. 7, No. 3, pp. 43-60, 2017,**DOI: 10.5958/2249-7315.2017.00159.9**

M. Jotheeshkumar and S. HemaChitra 'Verilog Implementation of Optimized Elliptic Curve Crypto Processor for FPGA platform and its Performance analysis', International Journal For Trends in Engineering & Technology, Volume 15 Issue 1, 2016.

Venkateswari, R, Subha Rani, S. and Rajalakshmi, K. 'An ultra low power MICS band receiver for implantable wireless body area networks', International Journal of Information and Communication Technology, Inderscience, Vol. 8, Nos. 2/3, pp.184–197,2016. **DOI: 10.1504/IJICT.2016.074845**

P. Saravanan, P. Kalpana A novel approach to design A5/1 stream cipher using power analysis attack resistant reversible logic gates by International Journal of Enterprise Network Management (IJENM), Vol. 7, No. 1, 2016. **DOI: 10.1504/IJENM.2016.075176**

K.Divya And M. Santhanalakshmi "A 14-GS/S, 3-Bit, At-Speed Testable ADC and DAC Pair In 0.18µm CMOS" International Journal of Advanced Research In Management, Architecture, Technology & Engineering, Vol.2 pp.33-39, 2016.

M.Santhanalakshmi, " A CMOS lock in amplifier for low power biomedical applications", International Journal of biomedical Engineering and Technology", Volume No.1,2016,**DOI:10.1504/IJBET.2016.074111**

P. Kalpana and P.Saravanan, "Performance Analysis of Reversible Finite Field Arithmetic Architectures Over GF(p) and GF(2m) in Elliptic Curve Cryptography", Journal of Circuits, Systems and Computers World Scientific,vol.24,no.8,pp. 0218-1266, 2015.**DOI: 10.1142/S0218126615501224**

A.Uma," Design of Low power 2-4 compressor based 4-bit DADDA multiplier using two phase clocking adiabatic logic", International Journal for trends in Engineering and Technology (IJTET), Vol.14,issue 01,2016

M.Jotheeshkumar,S.Hemachitra,"verilog implementation of optimized Elliptic curve crypto processor for FPGA Platform and its performance analysis", International Journal for trends in Engineering &Technology,Volume 1,issue 1,PP 36-42,2016.

S.HemaChitra and S.Naveenkumar, "A Synthesis flow of Behavioural level Designs in SystemC for FPGA implementation", International Journal of Applied Engineering Research, Research India Publications, Vol. 10 No.29, 2015.

S.HemaChitra and S.Nikilla, " A Survey On Routing Intelligence In Network-On-Chip Architecture For Real-Time Communication Services" International Journal of Applied Engineering Research Research India Publications, Vol. 10 No.29, 2015.

P. Kalpana and P.Saravanan, "A Novel Implementation of SRAM PUF for Secure Applications", International Journal of Applied Engineering Research Research India Publications, vol. 10, no. 55, pp. 658-662, 0973-4562, 2015.

S.AllinChriste and M.Balaji, "FPGA Implementation of 2D Wavelet Transform of Image Using Xilinx System Generator", International Journal of Applied Engineering Research, Research India Publications, Volume:10, Pg.No-22463-22466, 2015.

S.AllinChriste and R.Ayswarya, "Hardware-Sofware Co-design Approach of AES Algorithm using Altium Nano Board", International Journal of Applied Engineering Research, Research India Publications, Volume:10, Issue No.29, Pg.No-22425-22430, May 2015.

M.Santhanalakshmi andK.Yasoda, "Verilog-A Implementation of Energy-Efficient SAR ADCs for Biomedical Application", International Journal of Applied Engineering Research Research India Publications, Volume : 10, No.29, Pg.No- 22359-22363, 2015.

K.Rajalakshmi and A.Kandaswamy, "Reconfigurable FIR architecture for the filter bank of speech processor in Cochlear Implant", International Journal of Applied Engineering Research Research India Publications, Vo. 10.29 ,2015.

P. Kalpana and P.Saravanan,"An energy efficient XOR gate implementation resistant to power analysis attacks", Journal of Engineering Science and Technology,Volume 10, Issue 10, Pages 1275-1292, 2015.

P. Saravanan and P. Kalpana, "Energy Efficient Reversible Building Blocks Resistant To Power Analysis Attacks," Journal of Circuits, Systems and Computers, vol. 23, no. 9, pp. 1450127-1 - 1450127-40.2014.

K.Rajalakshmi and A.Kandaswamy, "Folded Architecture for Digital Gammat one filter used in speech processor of Cochlear Implant", International Journal ETRI Journal, Vol.35, No.4, 2013.

U. Saravanakumar and R. Rangarajan, "Energy and throughput analysis of routing algorithms for 2D mesh Network on chip", Procedia Engineering, vol. 30, pp. 144- 151, ISSN: 1877-7058,2012,

U. Saravanakumar and R. Rangarajan, "Performance Explorations of Multicore Network on Chip Router", International Journal of Simulation: Systems, Science and Technology, vol. 13, no. 1, pp. 36-42,2012,

U. Saravanakumar and R. Rangarajan, "Design and performance evaluation of on chip network routers", Journal of Theoretical and Applied Information Technology, vol. 52, no. 2, pp. 211-218, 2013, ISSN: 1992-8645.

U. Saravanakumar and R. Rangarajan, "Simulation and analysis of multicast routing algorithm for 2-D mesh network on chip", Asian Journal of Scientific Research, vol. 6, no. 4, pp.754-762, 2013,

U. Saravanakumar, K. Rajasekar and R. Rangarajan, "Implementation of Scheduling Algorithms for On Chip Communications", International Journal of Computer Applications, vol. 62, no. 14, pp. 35-38, 2013,

U. Saravanakumar, R. Rangarajan, R. Haripriya, R. Nithya and K. Rajasekar, "Cluster based hierarchical routing algorithm for network on chip", Circuits and Systems, vol. 4, pp. 401-406, 2013

S. P. Vimal, M. Kasiselvanathan and U. Saravanakumar, "A new SLM and PTS schemes for PAPR reduction in OFDM systems", International Journal of Advanced Research Computer Communication Engineering, vol. 2, pp. 4236-4240,
2013,

M.Santhanalakshmi, P.T.Vanathi, "Implantable Neural Signal Amplifier for Epileptic Seizure Prediction".Procedia Engineering, Elsevier Ltd., 383426-3433, 2012.

M.Santhanalakshmi, P.T.Vanathi "A fully Integrated Neural signal acquisition amplifier for Epileptic seizure prediction" International Journal of Electrical and Electronics Engineering (IJEEE), Vol-1 Iss-4 , 2012.

K.Rajalakshmi, A.Kandaswamy "A fractional delay FIR filter based on Lagrange Interpolation of farrow structure" International Journal of Electrical and Electronics Engineering (IJEEE) Vol-1 Iss-4, 2012.

K.Rajalakshmi, A.Kandaswamy, 'VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant" International Journal on Computer Applications, 39(7):19-22, Foundation of Computer Science, New York, USA,BibTeX,2012.

S.AllinChriste, M.Vignesh, Dr.A.Kandaswamy, 'An efficient FPGA implementation of MRI image Filtering and tumor characterization using Xilinx system generator" International Journal of VLSI design and Communication Systems ,Vol.2,No.4, 2011.

M.SanthanaLakshmi, P.T Vanathi 'An improved OTA for a 2nd order Gm-C Low Pass Filter" European journal of Scientific research, Vol. 66, No.1, pp. 75-84,2011.

P.Saravanan,N.Renukadevi,G.Swathi.P.Kalpana, "A highthroughput ASIC implementation of configurable AES processor' International journal of Computer applications, 2011.

N.M. Sivamangai,K. Gunavathi. , 'A Low Power SRAM Cell with High Read Stability', ECTI Transactions on Electrical Eng., Electronics, and Communications, Vol. 9, No. 1, pp. 16-22,2011.

N.M. Sivamangai,K. Gunavathi , 'Design For Test Technique for Leakage Power Reduction in Nanoscale Static Random Access Memory', Journal of Computer Science, Vol. 7, No. 8, pp. 1252-1260,2011.

N.M. Sivamangai,K. Gunavathi. , 'Fault Detection in SRAM Cell Using Wavelet Transform Based Transient Current Testing Method', International Journal of Latest Trends in Software Engineering (IJLTSE), Vol. 1, No. 1, pp. 20-27,2011.

P.Kalpana ,K.Deepalakshmi , "Fault based testing of Low Noise Amplifiers", CiiT, International journal of wireless communication, 2010

M.SanthanalakshmiP.T.Vanathi, "An improved low voltage, low power class AB operational transconductance amplifier for mobile applications", International journal of computer and network security, Vol 2 No 5, 2010

M.Santhanalakshmi "Second Order Gm-C Low Pass Filter for mobile Applications" International Journal of Electronics & telecommunication and instrumentation Engineering, Vol. 3, No 1,PP 09-14,2010,

N.M. Sivamangai, K. Gunavathi,P. Balakrishnan , 'A BICS Design to Detect Soft Error in CMOS SRAM', International Journal on Computer Science and Engineering (IJCSE), Vol. 2, No. 3, pp. 734-740, 2010.

M.SanthanalakshmiP.T.Vanathi, "A low power Gm-C low pass filter for mobile applications, Journal of scientific & industrial research, vol69,pp 750-755,2010,

M.Santhanalakshmi "Design of Biomedical Op amp" Journal of computer science,Vol. 5, No. 1 Nov-Dec-2010, PP 63-69,2010

Ramesh J., Gunavathi K. , 'A Novel Linear Ramp Generator for Analog and Mixed Signal Built-In Self-Test Applications', International Journal of Electrical Engineering and Embedded Systems, Issue 1, pp. 21-32,2010.

GunavathiK,Sampath. P , 'A 900 MHz Image Reject Receiver with SS-LMS Calibration', International Journal of Recent Trends in Engineering, Vol.2, No.6, pp.53-57, 2009.

Gunavathi K. Sampath. P, C.M.Preethi , 'An Improved 70MHz CMOS Gm-C 2nd Order Band Pass Filter for Wireless Systems', International Journal on Electronic and Electrical Engineering (IJEEE), Vol.6, No.9, pp. 6-11, 2009.

P.Kalpana,K.Gunavathi, " Test generation based fault detection in Analog VLSI circuits using Neural Networks", ETRI Journal,pp 209-214,2009,

P.Ramanathan, P.T.Vanathi , 'Power Delay optimized adder for Multiply and Accumulate Units', International Journal of Digital Signal Processing, Vol. 9, Issue 1, pp.11-17, 2009.

P.Ramanathan, P.T.Vanathi , 'High Speed Multiplier Design using Decomposition Logic', Serbian Journal of Electrical Engineering, Vol.6, No.1, pp.33-42, 2009.

P.Ramanathan, P.T.Vanathi , 'A Novel Power Delay Optimized 32-bit Parallel Prefix Adder for High Speed Computing', International Journal of Recent Trends in Engineering, 2009.

P.Ramanathan,P.T.Vanathi , 'Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product', International Journal of Electronics, Circuits and Systems, Vol.3, No.1, pp.66-70, 2009.

P.Ramanathan, P.T.Vanathi, T.S.Keirthana,N. SindhuMaheswari , 'Comparative Analysis of Power Delay Product Between Different Families with Achievement of Reduction using Decomposition Algorithm', International Journal of Power, Control, Signal and Computation, Vol.1, No.1, pp.41-46.,2010.

N.M. Sivamangai ,K. Gunavathi , 'High Reliable Self Repairable Architecture for SRAM', International Journal on Programmable Devices, Circuits and Systems (ICGST-PDCS), Vol. 9, Issue 1, pp.1-8, 2009.

Ramesh J., Vanathi P.T ,Gunavathi K. , 'Fault Classification in Phase Locked Loops using Back Propagation Neural Networks', International Journal of Soft Computing Applications (IJSCA), No. 3, pp. 77-95.,2008

Ramesh J., Vanathi P.T ,Gunavathi K. , 'Fault Classification in Phase Locked Loops using Back Propagation Neural Networks', Electronics and Telecommunication Research Institute (ETRI) Journal, Vol. 30, No. 4, pp. 546-554. 2008

P.Kalpana, K.Gunavathi, " Wavelet based fault detection in analog VLSI circuits using neural networks", Journal of Applied soft computing, Elsevier science, pp 1592-1598,2008,

P.T.Vanathi, J.Ramesh, K.Gunavathi "Fault Classification in Phase Locked Loops using Back Propagation Neural Networks" in the International Journal of Soft Computing Applications, Issue 3, Page 77-95,2008,

Ramesh J,Gunavathi K. , 'A Novel Built-In Self-Test Architecture for Charge- Pump Phase Locked Loops', International Journal on Programmable Devices, Circuits and Systems (ICGST-PDCS), Vol. 7, Issue 1, pp.1-6.,2007

P.Kalpana,K.Gunavathi, "A novel implicit parametric fault detection method for analog/mixed signal circuits using wavelets", International journal on Programmable devices and circuits , vol 7, 2007.

M.Santhanalakshmi ,"Optimizing CMOS Circuit for Performance Improvements using Adiabatic Logic" Information Technology, Vol 6 No 3, 2007

P.Kalpana, K.Gunavathi, "A novel wavelet based testing method for analog VLSI circuits using pseudorandom patterns", AMSE Journal, France, vol 79, 2006.

P.Kalpana,K.Gunavathi , "Enhancing fault detection sensitivity of oscillation based test method using wavelets" Journal of system science and engineering, Vol 12&pp 62-70, 2005.(System society of India).

P.Kalpana,K.Gunavathi, "Behavioral Modeling And Fault Simulation Of System On Chips" acad journal &Vol 13,2004.

P.Kalpana,K.Gunavathi , "Fault oriented Test Pattern Generator for Digital to Analog converters" acad journal &vol 13,2004.

National Journals

LalithaKathambari D, Kalpana P and Uma A, 'Design of Low power successive approximation ADC using segmented architecture', National Journal of Technology, 2017.

Dinesh R and P Saravanan, 'A countermeasure for leakage power analysis attacks on cryptographic processor', National Journal of Technology, 2017.

Subha Rani S, Radhakrishnan K R, Varun Power Aware Simulation And Verification of 16-Bit ALU Using Unified Power Format Standards', National Journal of Technology 2017

S.HemaChitra,N.Vinay Reddy," A Pipelined Fused Processing Unit for DSP Applications", National Journal of Technology, Volume:11 Issue No.1, 2015

K.Divya And M. Santhanalakshmi "A 4-bit At-Speed Testable Two step Flash ADC and DAC Pair In 0.18µm CMOS", National Journal of Technology, Vol. 13, Iss. 3 Sep 2017

S.AllinChriste and M.Balaji, " HW/SW Co-design of various Image Processing Algorithms Using Xilinx System Generator", National Journal of Technology, ISSN: 0973-1334, Volume:11 Issue No.1, Pg.No-1-9, 2015

K.Rajalakshmi, SwathiGandi and A.Kandaswamy," Design of variable fractional delay based FIR filter', National journal of Technology, 2013

U. Saravanakumar, R. Rangarajan and K. Rajasekar, "Hardware Implementation of Pipeline Based Router Design for On-Chip Network", ICTACT Journal on Communication Technology, vol. 3, no. 4, pp. 646-650, 2012,

P.Ramanathan and P.T.Vanathi, 'Novel Decomposition Algorithm for Power Delay Optimization in Wallace and Carry Save Multipliers', National Journal of Technology, 2009.

J.Saranya, P.Kalpana," Testing of Digital VLSI circuits for resistive bridging faults", National journal of Technology, vol 3, 2007

M.Santhanalakshmi , "Improved Adiabatic Logic for Efficient Charge Recovery" National Journal of Technology of PSG College of Technology, Coimbatore-4,Vol 2 & No 2 ,2006.

P.Vijayakumar,K.Gunavathi , "Performance Improvement of CMOS Circuits with concurrent Application of Resonant Charging and Retiming Algorithm" National Journal of Technology & 2005

Lecture Notes

Sarvesh K., HemaChitra S., Mohandass S., “Design of IP Core for ZigBee Transmitter and ECG Signal Analysis”, International Conference on Mobile Computing and Sustainable Informatics ICMCSI 2021, Nepal, 29-30, January 2021, Part of Lecture Notes on Data Engineering and Communications Technologies, Springer, ISBN: 978-981-16-1866-6, Vol 68, 26/7/2021, (SCOPUS indexed)**DOI:https://doi.org/10.1007/978-981-16-1866-6_26**

HemaChitra S, Vaidhehi R, Mohandass S, “Razor flip-flop based Detector/Corrector System for Correcting Timing violations in Digital Circuits”, National Virtual Conference on Advanced Informatics, Electronics and Vision (NCAIEV’ 21), Department of Electronics & Communication Engineering, Dr. Mahalingam College of Engineering and Technology, 23rd April 2021, Pollachi – 642003, Journal of Physics: Conference Series, IOP Publishing, 1917 (2021) 012015, (SCOPUS indexed)**DOI:10.1088/1742-6596/1917/1/012015**

S.Udaya Shankar,P.Kalpana,”Reliability and Circuit Timing Analysis with HCI and NBTI”,Lecture Notes in Electrical Engineering,Springer Science and Business Media Deutschland GmbH,2nd International Conference on VLSI, Communication and Signal processing, Vol 683, Pages 371 – 392,ISSN - 18761100 ,ISBN- 978-981156839-8,2021 VCAS 2019, Allahabad, 21 October 2019 - 23 Oct 2019, **DOI:10.1007/978-981-15-6840-4_29**

M. Elangovan and K. Gunavathi,”High Stability and Low-Power Dual Supply-Stacked CNTFET SRAM Cell”,Innovations in Electronics and Communication Engineering pp 205-210, Lecture Notes in Networks and Systems,Vol 33, pp. 205-210,2019,**DOI:10.1007/978-981-10-8204-7_21**

A. Uma, P. Kalpana, T. Naveen Kumar, "Design of DA-Based FIR Filter Architectures Using LUT Reduction Techniques", Proceedings of the International Conference on Microelectronics, Computing & Communication Systems 2015 , Lecture Notes in Electrical Engineering, Springer, vol 453, 2018,**DOI:10.1007/978-981-10-5565-2_20**

K.Rajalakshmi, R.Nivedita **,”**VLSI implementation of Smith–Waterman algorithm for biological sequence scanning”,Lecture Notes in Electrical Engineering1st International Conference on Microelectronics, Computing and Communication Systems, MCCS 2015, ISSN-18761100,ISBN – 978-981105564-5, Jharkhand, 14 November 2015 - 15 November 2015,Vol 453, pp 231 – 245,2018,**DOI: 10.1007/978-981-10-5565-2_21**

International Conferences

P. Saravanan, B. S. Priyadarshini, P. V. Kanna and P. Vaishnavi, "Hardware Accelerator for Dual Standard Deblocking Filter," 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID), 2021, pp. 210-215,2021, **DOI:10.1109/VLSID51830.2021.00041**

M. Priyadharshini and P. Saravanan, "An Efficient Hardware Trojan Detection Approach adopting Testability based Features," 2020 IEEE International Test Conference India, 2020, pp. 1-5,2020,**DOI:10.1109/ITCIndia49857.2020.9171786**

P.Saravanan,S.SubhaRani,S.Shanthi Rekha,H.S.Jatna,"An Efficient ASIC Implementation of CLEFIA Encryption/Decryption Algorithm with Novel S-Box Architectures ",2019 IEEE 1st International Conference on Energy, Systems and Information Processing, ICESIP 2019,July 04 – 06, 2019, **DOI:10.1109/ICESIP46348.2019.8938329**

A.Uma,C.Selvagangai,P.Kalpana " Design of Chopper Stabilized Preamplifier for ECG monitoring System",IEEE 4th International Conference on Devices, Circuits and Systems (ICDCS),pp.126-129,March 2018**,DOI:10.1109/ICDCSyst.2018.8605168**

M. Elangovan and K. Gunavathi, "Stability Analysis of 6T CNTFET SRAM Cell for Single and Multiple CNTs," 2018 4th International Conference on Devices, Circuits and Systems (ICDCS), 2018, pp. 63-67,2018,**DOI :10.1109/ICDCSyst.2018.8605154**

SubramaniyamD,Ramesh .J,"FPGA implementation of variable bit rate OFDM transceiver system for wireless applications",Proceedings of IEEE International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology, ICIEEIMT 2017Volume 2017-January, Pages 343 – 346,21,2017, **DOI :10.1109/ICIEEIMT.2017.8116863**

E. Sugitha, M. Santhanalakshmi andManoj Kumar Srinivasan "Modeling and Simulation of phase-locked loop using verilog-A" International Conference on Advancements in Automation, Robotics and Sensing, PSG College of Technology,23 -24 June 2016.

K.Divya and M. Santhanalakshmi "A 14-GS/s, 3-bit, At-speed Testable ADC and DAC Pair in 0.18µm CMOS" Second International Conference on Emerging Enhancement in Engineering and Technology, IndraGanesan College Of Engineering, Tiruchirappalli, 18-19 March 2016.

M. Santhanalakshmi and K. Yasoda, "Verilog-A implementation of energy-efficient SAR ADCs for biomedical application" *19th International Symposium on VLSI Design and Test (VDAT), 2015*, Ahmedabad, pp. 1-6 is indexed in IEEEXplore,2015,**DOI: 10.1109/ISVDAT.2015.7208139**

K.R.RadhaKrishnan , S.Subha rani, "Clock skew optimizied VLSI architecture for zero frequency filter",2nd IEEE International Conference on VLSI Systems, Architecture, Technology and applications (VLSI SATA 2016) Amrita VishwaVidyapeetham University,Bengaluru,10th-12th January 2016,**DOI: 10.1109/VLSI-SATA.2016.7593032**

HemaChitra S., "A High Speed Blowfish Cryptographic Algorithm For Hardware Security Module In Mobile Devices", International Conference on Advancements in Automation, Robotics and Sensing, Department of RAE, PSG College of Technology, Coimbatore, June 22-24, 2016.

International Symposium

ShanthiRekha, S., Saravanan, P," Threshold Implementation of a Low-Cost CLEFIA-128 Cipher for Power Analysis Attack Resistance",Proceedings of the 23rd International Symposium on VLSI Design and Test(VDAT),Indore,India,pp:272-285,July 2019 (SCOPUS indexed)
DOI: https://doi.org/10.1007/978-981-32-9767-8_24

Saravanan.P,Mehtre B.M," A Novel Approach to Detect Hardware Malware Using Hamming Weight Model and One Class Support Vector Machine", Communications in Computer and Information Science, 2019, 892, pp. 159–172, International Symposium on VLSI Design and Test – 2019, **DOI:https://doi.org/10.1007/978-981-13-5950-7_14**

ShanthiRekha, S., Saravanan, P," Low Cost Circuit Level Implementation of PRESENT-80 S-BOX",Proceedings of 21st International Symposium on VLSI Design and Test,Springer June 2017,pp:354-362,2017 (SCOPUS indexed)**DOI:https://doi.org/10.1007/978-981-10-7470-7_35**

M. Santhanalakshmi and K. Yasoda, "Verilog-A implementation of energy-efficient SAR ADCs for biomedical application," 2015 19th International Symposium on VLSI Design and Test, 2015, pp. 1-6,2015,**DOI: 10.1109/ISVDAT.2015.7208139**